

UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE
United States Patent and Trademark Office
Address: COMMISSIONER OF PATENTS AND TRADEMARKS
Washington, D.C. 20221
www.uspto.gov

	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
APPLICATION NO.	FIEING DATE		109975	3054
09/892,872	06/28/2001	Tatsuya Shimoda	109973	3034
	•			
25944	7590 02/11/2003			
OLIFF & BERRIDGE, PLC			EXAMINER	
P.O. BOX 19928			BAUMEISTER, BRADLEY W	
ALEXANDRIA, VA 22320				
••==	,		ART UNIT	PAPER NUMBER
			2815	
			DATE MAILED: 02/11/2003	3

Please find below and/or attached an Office communication concerning this application or proceeding.



Office Action Summary

Application No. 09/892,872

Applicant(s)

Shimoda et al.

Examiner

B. William Baumeister

Art Unit 2815

The MAILING DATE of this communication appears on the cover sheet with the correspondence address					
Period for Reply					
A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE3 MONTH(S) FROM THE MAILING DATE OF THIS COMMUNICATION.					
- Extensions of time may be available under the provisions of 37 CFR 1.136 (a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the					
mailing date of this communication. If the period for reply specified above is less than thirty (30) days, a reply within the statutory minimum of thirty (30) days will be considered timely.					
	period for reply is specified above, the maximum statutory period will apply a to reply within the set or extended period for reply will, by statute, cause the	nd will expire SIX (6) MONTHS from the mailing date of this communication. e application to become ABANDONED (35 U.S.C. § 133).			
	ply received by the Office later than three months after the mailing date of t patent term adjustment. See 37 CFR 1.704(b).	his communication, even if timely filed, may reduce any			
Status	,				
1)💢	Responsive to communication(s) filed on Dec 9, 20				
2a) 💢	This action is FINAL . 2b) ☐ This act	ion is non-final.			
3) 🗆	Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under <i>Ex parte Quayle</i> , 1935 C.D. 11; 453 O.G. 213.				
Diennei	tion of Claims	rte Quayle, 1935 C.D. 11, 453 O.G. 213.			
4) 💢		is/are pending in the application.			
		is/are withdrawn from consideration.			
5) 🗆	Claim(s)				
6) X	Claim(s) 1-6, 8-10, 12-16, and 18-25				
/ /					
7) 🗀	Claim(s)				
8) □		are subject to restriction and/or election requirement.			
Application Papers					
9) ⊔	The specification is objected to by the Examiner.				
10)	10) ☐ The drawing(s) filed on is/are a) ☐ accepted or b) ☐ objected to by the Examiner.				
	Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).				
11)汉	The proposed drawing correction filed on Dec 9	$(2,2002)$ is: a) \square approved b) \square disapproved by the Examiner.			
If approved, corrected drawings are required in reply to this Office action.					
12)	The oath or declaration is objected to by the Exami	ner.			
Priority	under 35 U.S.C. §§ 119 and 120				
13) Acknowledgement is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).					
a) 🗌 All b) 🔲 Some* c) 🗍 None of:					
1. Certified copies of the priority documents have been received.					
	2. \square Certified copies of the priority documents hav	e been received in Application No			
3. Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).					
*S	ee the attached detailed Office action for a list of th				
14) Acknowledgement is made of a claim for domestic priority under 35 U.S.C. § 119(e).					
a) The translation of the foreign language provisional application has been received.					
15) Acknowledgement is made of a claim for domestic priority under 35 U.S.C. §§ 120 and/or 121.					
Attachment(s)					
	tice of References Cited (PTO-892)	4) Interview Summary (PTO-413) Paper No(s).			
	tice of Draftsperson's Patent Drawing Review (PTO-948)	5) Notice of Informal Patent Application (PTO-152)			
3) [] Inf	ormation Disclosure Statement(s) (PTO-1449) Paper No(s).	6) Other:			

Art Unit: 2815

DETAILED ACTION

Claim Rejections - 35 USC § 103

- 1. The text of those sections of Title 35, U.S. Code not included in this action can be found in a prior Office action.
- 2. Claims 1-6, 8-10, 12-16 and 18-25 are rejected under 35 U.S.C. 103(a) as being unpatentable over Smith et al. '186 (supplied in IDS, paper #3) in view of Applicant's Prior Art Admissions.
- a. Smith discloses shaped microstructures that are assembled into appropriately-shaped binding-site receptor recesses formed in a substrate through fluid transport (e.g., ABSTRACT). Smith teaches that the microstructures may support a wide range of devices such as diodes, transistors, integrated circuits, display devices, etc. (e.g., col. 1, lines 30-34). Smith further teaches that the microstructures are not limited to GaAs, but may also comprise, *inter alia*, other material systems such as Si, other group-IV, III-V or II-VI material systems (col. 4, lines 55). Also, the substrate on which the microstructures are assembled may be composed of Si or GaAs wafers, plastic sheets (e.g., a photocurable resin), glass or ceramic substrates, or "almost any type of material capable of forming recessed regions or generally binding sites or receptors thereon which complement the shaped blocks." (Col. 14, lines 18-24 and col. 13, lines 60-62 which specifically recites molded plastic sheets). Further, Smith teaches that applications which require a number of different larger circuits could be realized by etching the

Art Unit: 2815

microstructures into specific shapes and assembling them into matching recessed regions (col. 11, lines 38-44). Smith does not teach that ferroelectric-capacitor passive matrix arrays and/or associated peripheral circuits, specifically, may be employed within the Smith microstructure-on-substrate invention.

- Applicant admits that ferroelectric capacitor passive matrix arrays (ferroelectric b. PMAs) operated by peripheral circuits are known, and that both can be grown on Si substrates. (See the BACKGROUND OF THE INVENTION section of the specification.) Applicant also acknowledges that the manufacture of integrated FEPMAs with peripheral-circuit MOS transistors was known and that it was known that this integration poses the drawback of less than optimal device performance (paragraphs [0009]-[0011]).
- Thus, it would have been obvious to one of ordinary skill in the art at the time of C. the invention to have grown the conventional FEPMAs and peripheral circuits separately and integrate them onto a common substrate through the microstructure techniques taught by Smith for the purpose of obviating the device performance drawbacks which applicant acknowledges were known. Further, it would have been obvious to one of ordinary skill in the art at the time of the invention that either specific one of the FEPMA or the peripheral circuit could be formed on a microstructure or substrate, respectively, or that both could be formed on separate microstructures and respectively assembled to a substrate, and that undertaking any particular one of these options would not produce any unexpected results; but rather, the specific option chosen would merely be determined by conventional manufacturing considerations such as (1) the space

Art Unit: 2815

and layout requirements for the respective options; (2) the amount of wirebonding respectively required; (3) the application for which the memory device is ultimately to be employed, which in turn, would dictate such considerations as what other devices/circuits are to be integrated on or connected to the substrate and/or microstructure(s), the amount of memory required (dictating how many FEPMAs are required) and whether an inexpensive or flexible plastic would be useful as a substrate.

With respect to claim 9, the Examiner notes that "a microstructure" reads on a Si d. chip. As such, the claim recitation--that the FEPMA and the peripheral circuit are integrated on a single microstructure--reads on Applicant's prior art FIGs 24-26A/C. Similarly, claims 10 and 18 read on a microstructure that is assembled on a Si substrate; and the language "a part of the second microstructure to be integrated" (e.g., claim 10, line 6) merely sets forth the intended use of a Si chip. As such, the claim is rendered obvious by a microstructure on a Si chip so long as the chip is capable of, in turn, being integrated onto some other substrate (e.g., a piece of plastic or a PCB).

Response to Arguments

Applicant's arguments filed 12/9/2002 have been fully considered but they are not 3. persuasive. Applicant has amended the claims to recite that various circuits are formed separately and argues that neither Smith nor the prior art teaches that (e.g.) the peripheral circuit is separately formed on the substrate, but rather, that Smith discloses microstructures aligned into

Art Unit: 2815

recessed regions of a substrate such that the microstructure becomes integral with the substrate (REMARKS page 5). The Examiner agrees with Applicant that Smith discloses microstructures aligned into recessed regions of a substrate such that the microstructure becomes integral with the substrate. But since this is just another way of saying that the microstructure circuits are separately formed on the substrate, the claims are still rendered obvious for the reasons set forth previously and repeated hereinabove.

Conclusion

4. To the extent that the amendments may be deemed to have altered the scope of the claims, Applicant's amendment necessitated the new ground(s) of rejection presented in this Office action. Accordingly, **THIS ACTION IS MADE FINAL.** See MPEP § 706.07(a). Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the date of this final action.

Art Unit: 2815

INFORMATION ON HOW TO CONTACT THE USPTO

Any inquiry concerning this communication or earlier communications from the examiner 5.

should be directed to the examiner, B. William Baumeister, at (703) 306-9165. The examiner

can normally be reached Monday through Friday, 8:30 a.m. to 5:00 p.m. If the Examiner is not

available, the Examiner's supervisor, Mr. Eddie Lee, can be reached at (703) 308-1690. Any

inquiry of a general nature or relating to the status of this application or proceeding should be

directed to the Group receptionist whose telephone number is (703) 308-0956.

B. William Baumeister

Patent Examiner, Art Unit 2815

February 8, 2003

Page 6